

# Integrated Device Technology

# **DDR II Register Validation Board User Manual**

Document Name: DDR II Register Validation Board User Manual

Prepared by: Chris Macaraeg

Revision: 0.7

Date: September 6, 2003

#### Copyright © Integrated Device Technology Inc.

Copyright © Integrated Device Technology Inc. (IDT). All rights reserved. This document contains information that is proprietary to IDT Inc. Use, transfer, or other duplication without the expressed written consent of IDT, Inc. is strictly prohibited.

9/6/2003 1 of 30

#### 1 Introduction

The DDR II Register Validation Board is a standalone test fixture that was designed to provide testing and validation for the DDRII SSTU32864 register in an environment that simulates actual usage. It requires no additional equipment except a PC-ATX power supply, and a high-speed oscilloscope. The devices to be tested must be mounted on a DIMM or other DIMM socket compatible test board. The board will accept functional DIMMs, or DIMMs that have been modified especially for designated tests.

While it is not the goal of the test fixture to test unbuffered DIMMs, these devices can also be plugged into the test socket. It is also not the goal to test PLL operation on the board, but all clocks are provided to the DIMM, along with spread spectrum capability if the user wishes to examine those areas.

9/6/2003 2 of 30

## 2 System Features

The register validation board was designed to drive a DDRII DIMM in a standard DDRII DIMM socket. The intended purpose of the board is testing of the SSTU32864 registers on the DIMM. The test capabilities include the following:

- 1. Provision for virtually any addressing pattern. Up to 256 patterns can be implemented, with 512 vectors per pattern.
- Setup and hold time testing of the DIMM register. The address sent to the DIMM can be skewed relative to the clock in 10ps increments, allowing the user to determine the exact point of DIMM failure due to setup/hold time violations.
- CKE, ODT, and CS operation relative to clock. These signals are skewed independently of the clock and address to allow testing of setup/hold time.
- 4. Reset recovery. A test vector controls the reset input to the DIMM; it can be toggled in the midst of a pattern to determine the time required to complete a reset.
- Corner voltage testing on the DIMM VDD voltage pins. VDD on the DIMM can be set to any point between 1.7V and 1.9V.
- 6. Corner voltage testing on the DIMM VREF pin. VREF on the DIMM can be set to any point between 800mV and 1.07V
- 7. Provision for driving the board clocks with an external signal source.
- 8. Capability to enable or disable Spread Spectrum Clocking (SSC) modulation if the on-board clock source is used.
- 9. Up to 266MHz operation.
- 10. Simultaneous switching delay testing.
- 11. Noise and signal integrity testing.

9/6/2003 3 of 30

## 3 Configurable Functions

Before testing begins, the user must configure the board properly. All of the functions on the board that must be configured, and the default settings that the board is shipped with are listed in **Table 1**.

Function	PCB Label	Adjustment Location <sup>1</sup>	Values <sup>2</sup>	Default setting <sup>3</sup>
Spread Spectrum Clocking Enable	CDC960_SPREAD	S5-7	0 = disabled 1 = enabled	1
Clock Source Select	MREFSEL	S5-3	0 = CDC960 1 = External Source	0
CDC960 Frequency Select <sup>4</sup>	CDC960_FS[2:0]	S5- [6-4]	101b = 133MHz 100b = 100 MHz	101b
DIMM Control Register Delay <sup>5</sup>	CTL_DLY[10:0]	S5- [2:0], S4- [7:0]	0000000000b = min delay 1xxxxxxxxxb = max delay	00010000000b
DIMM Address Register Delay <sup>6</sup>	ADDR_DLY[10:0]	S7- [2:0], S6- [7:0]	0000000000b = min delay 1xxxxxxxxxxb = max delay	00010000000b
FLASH/PROM Select	W1	W1	A-B = PROM B-C = FLASH	A-B
Test Pattern Select	PATTERN[7:0]	S3- [7:0]	See <b>Table 4</b>	0000000b
DIMM VREF Adjustment	DIMM 900mV ADJUST	R23	800mV to 1.07V (potentiometer)	900mV
DIMM VDD Adjustment	DIMM 1.8V ADJUST	R1	1.7V to 1.9V (potentiometer)	1.8V

**Table 1: User Configurable Functions and Default Values** 

9/6/2003 4 of 30

\_

<sup>&</sup>lt;sup>1</sup> If multiple switches are listed the first is the MSB, the last is the LSB.

<sup>&</sup>lt;sup>2</sup> "1" = switch open, "0" = switch close.

<sup>&</sup>lt;sup>3</sup> "1" = switch open, "0" = switch close.

<sup>&</sup>lt;sup>4</sup>Switch settings not listed in the table are not supported. The DIMM clock frequencies are double the CDC960 clock frequency.

<sup>&</sup>lt;sup>5</sup> Minimum delay is nominally 2.2ps; additional delay is approximately 10ps per step. Refer to On Semicconductor MC100EP195 data sheet.

<sup>&</sup>lt;sup>6</sup> Minimum delay is nominally 2.2ps; additional delay is approximately 10ps per step. Refer to On Semicconductor MC100EP195 data sheet.

#### 3.1 Configurable Function Details

This section contains a detailed discussion of the configurable functions.

## 3.1.1 Spread Spectrum Clocking

The DDR II Validation Board contains a Texas Instruments CDC960 Clock Synthesizer/Driver that is used to provide an on-board clock source to the circuitry. This device includes Spread Spectrum Clocking (SSC) with a 0.5% downspread for reduced EMI. The IDT 5T2110 Differential Clock Driver will pass on the CDC960's SSC modulation to the registers under test on the DIMM.

This board has the capability to enable or disable SSC modulation on the CDC960.

#### 3.1.2 Selectable Clock Source

There may be occasions where the user would like to drive the board's clocks with a frequency that is not supported by the CDC960. In this case, differential SMA connectors are provided for the user to connect an external differential clock source.

This board has the capability to select between the CDC960's differential clock outputs, and the external clock source through the SMA connectors.

If an external clock source is used, it's frequency must not exceed 135MHz, nor be less than 50MHz. If it does, board operation is not guaranteed. In addition, if SSC modulation is desired, the external clock source must provide it.

## 3.1.3 CDC960 Frequency Select

The TI CDC960 has the capability to provide multiple frequencies to the board. Currently, however, only the 100MHz and 133MHz frequencies are supported. These clocks are doubled in frequency by the IDT 5T2110 devices, so the DIMM clocks will actually be 200MHz or 266MHz.

#### 3.1.4 DIMM Control and Data Register Delay

Test patterns drive the DIMM control and address lines through separate Control and Data registers, as shown in **Table 3**. The two registers are driven by separate clocks that can be individually delayed in time by 2.2ns to 12.2ns relative to the DIMM clocks. By adjusting either the control register clock, the data register clock, or both simultaneously, the user could:

9/6/2003 5 of 30

- Test setup and hold times of the address and control relative to the DIMM clock,
- Test setup and hold times of the address only, while keeping the control bits within spec, or
- Test setup and hold times of the control bits only, while keeping the address bits within spec.

#### 3.1.5 FLASH or PROM select

The DDR II Register Validation Board is designed to accept either 4Mbit FLASH or PROM as the nonvolatile storage device for the test patterns. However, one pin is defined differently between the FLASH and PROM. A jumper is provided to select the correct pin configuration. This function will be set at the factory and is dependent upon which device the board is populated with. This function never needs to be changed by the user.

#### 3.1.6 Test Pattern Select

Up to 256 test patterns can be supported by the DDR II Register Validation Board. The test pattern is selected by configuring the proper switches. See **Section 11** for more details.

## 3.1.7 DIMM VREF Adjustment

This board has the capability to adjust the VREF input to the DIMM. This will not affect the VREF inputs on any device on the DDR II Register Validation Board; it only affects the VREF pin on the DIMM.

To adjust VREF to the DIMM, the board must be powered on, the potentiometer at location R52 adjusted, and the voltage checked with a DVM.

## 3.1.8 DIMM VDD Adjustment

This board has the capability to adjust the VDD power supply input to the DIMM. This will not affect the power inputs to any device on the DDR II Register Validation Board; it only affects the VDD pins on the DIMM.

To adjust VDD to the DIMM, the board must be powered on, the potentiometer at location R53 adjusted, and the voltage checked with a DVM.

9/6/2003 6 of 30

## 4 Required Equipment

The equipment required to operate the DDR II Register Validation Board consists of just a PC-ATX power supply, and a high-speed oscilloscope. The power requirements on the board are minimal. The lowest-powered supply available today provides approximately 230W, and this is sufficient.

The recommended oscilloscope and probe requirements are listed in **Table 2.** 

(NOTE: THESE REQUIREMENTS WERE TAKEN FROM THE OLD BOARD MANUAL, AND MAY HAVE TO CHANGE TO INCLUDE A HIGHER SPEED OSCILLOSCOPE, OR EQUIPMENT THAT CAN MEASURE SPREAD SPECTRUM)

Recommended Oscilloscope Characteristics		
Sampling Rate (Real Time)	Minimum of 4G samples/second	
RMS Jitter	< 6ps +/- 0.005% of delay setting	
Recommended Probe Characteristics		
Rise Time	<140ps	
Bandwidth (3dB)	> 2.5GHz	
Input Resistance	100kOhm	
Input Capacitance	0.6pF	

Table 2: Recommended Oscilloscope and Probe Characteristics

#### 4.1 Probe Calibration

T.B.D.

9/6/2003 7 of 30

## 5 Board Setup

Install the DIMM in the test socket; insert the ATX power supply connector into the appropriate connector on the board. The DIMM must be installed or removed from its test socket only when the power is off.

After the DIMM and power supply are installed, flipping S2 switch to the "on" position will turn on the board power.

9/6/2003 8 of 30

#### 6 Board Initialization

With the board powered on, select the Initialization Pattern (see **Table 1** and **Table 4**), and then depress the Master Reset switch. This will initialize the SDRAMs on the DDR II DIMM (if they are installed) and place the board in a state where it is ready to be used.

The initialization step must be executed after the power is turned on. If the power to the board is cycled, the initialization step must be rerun. If the Synchronization Pattern is run (see **Section 7.2**), then the initialization step must be run again afterwards.

9/6/2003 9 of 30

## 7 Configuring the Validation Board for Test

Before testing can begin, the delay lines and variable voltages on the board must be set up.

## 7.1 Setting Up the Variable Voltages

On the DDR II Register Validation Board, the DIMM VDD and VREF voltages are adjustable.

The user will determine what level to set these voltages to. The ranges for these voltages are listed in **Table 1**.

## 7.2 Setting Up the Delay Lines

The delay lines must also be configured such that the address and control presented to the SSTU32864 registers on the DIMM meet the specified setup and hold times (see the appropriate data sheet for the timing specifications).

A test pattern has been implemented to assist in setting up the delay lines. This is the Synchronization Pattern (see **Table 4**). This pattern will pulse the data and control bits simultaneously every 32 clock cycles. This will assist in not only aligning the control and data register outputs with the clock, but also aligning the two registers with each other.

To configure the Data Register delay line so that the data signals meet the setup and hold times, the user must simultaneously probe the clock pin and one of the data pins on the SSTU32864. If the timing is not as desired, then the DIMM Data Register Delay must be changed to suit by modifying the appropriate switches (see **Table 1**). After the timing has been adjusted and verified, the remaining data bits can be checked – the bit-to-bit skew for the data signals will be approximately 10ps maximum.

9/6/2003 10 of 30

After this process is completed for the Data Register, the same process must be executed to set up the Control Register delay line.

Once the Data Register and Control Register delay lines are set up, it is recommended that the switch settings be recorded so they can be used as a baseline setting for future tests.

The steps for configuring the registers are listed below.

- 1. Install the DIMM and power supply as described in **Section 5**. Turn the power on.
- 2. Set the appropriate switches to select the Synchronization Pattern (see **Table 1** and **Table 4**). When configuring the delay lines after power up, it is not necessary to run the Initialization Pattern.
- 3. Depress the Master Switch button to load and run the Synchronization Pattern.
- 4. Set up the oscilloscope to probe an appropriate data bit and clock on the DIMM. If the timing is not correct, adjust S6 and S7 until the desired timing is attained.
- 5. Set up the oscilloscope to probe an appropriate control bit and clock on the DIMM. If the timing is not correct, adjust S4 and S5 until the desired timing is attained. Normally, the control and data bits would be aligned, but this is entirely up to the user.
- 6. Rerun the Initialization Pattern to place the SDRAMs in a known state (see **Section 6**).

The board is now ready to be used.

9/6/2003 11 of 30

## 8 Running a Test

After setting up the board (**Section 5**), initializing it (**Section 6**), and configuring it (**Section 7**), testing can begin. Testing the board consists of two parts – selecting the Test Pattern, and adjusting the register delay lines and checking the results.

## 8.1 Selecting the Test Pattern

To select the Test Pattern, set S3 to the proper value for the desired Test Pattern (see **Table 1** and **Table 4**). Then, depress the Master Reset button.

## 8.2 Adjusting the Register Delay Lines and Checking the Results

The recommended procedure for this operation is as follows:

- Connect the oscilloscope to the clock, at least one register input bit, and the corresponding register output bit(s). The only way to verify test results with the DDR II Register Validation Board is visually.
- Check on the oscilloscope that the register input waveform looks similar to the register output waveform, but delayed by one clock cycle. If this is not the case, then the delay lines were not configured properly, and a timing parameter is being violated. The delay lines should be reconfigured (see Section 7.2).
- 3. If the input and output waveforms do look similar, then adjust the delay line timing, moving the input waveform in the direction that would test the desired timing parameter.
- 4. After each delay line adjustment, the register output should be checked on the oscilloscope, and the timing parameter being validated (for example setup or hold time) should be recorded.
- 5. When the register output no longer matches the register input waveforms (ignoring the one clock cycle skew), a failure has occurred and the timing specification limit has been reached. The last recorded timing parameter is the limit of the device.

If the register output still matches the register input waveforms, then no failure has occurred. Step 3 must be repeated until a failure occurs.

9/6/2003 12 of 30

If a fine timing resolution is required, it could take a long time to step through enough delays to find where the device fails (since the delay increments would be small). To save time, it is recommended that the delay line adjustment start out as a relatively large delay (for example 160ps) until a failure occurs. When a failure is found, the delay can be set back to the last known good delay, and Step 3 above repeated using smaller increments (for example 10ps or 20ps).

The amount of the increment depends upon the desired timing resolution. If 100ps resolution is required, then an increment of 40ps will probably suffice. If 50ps or finer resolution is required, then an increment of 20ps or 10ps could be used.

Keep in mind that the minimum "step" of the delay line is equivalent to approximately 10ps. Also, the delay line has an overall delay of approximately 2.2ns to 12.2ns, so it is very easy to delay a signal multiple clock cycles with the delay line.

Also, when adjusting the switch settings and multiple switches have to be flipped to obtain the proper increment, always change the MSB switch bit last. If the MSB bit is not switched last, a false error may occur due to the switches being momentarily set to a longer delay.

9/6/2003 13 of 30

## 9 Theory of Operation

A Master Reset pulse will initiate the driving of test patterns onto the DDR II DIMM. A Master Reset pulse can be created in two ways: either by powering on the board, or by depressing the START BUTTON.

For the following discussions, refer to the Block Diagram in 1. Note that all signal names used in this document refer to the board schematics, and not necessarily the block diagram.

9/6/2003 14 of 30




Figure 1: Board Block Diagram

9/6/2003 15 of 30

When a Master Reset pulse occurs, the EPLD will pass the configuration on the 8-position DIP-switch onto the upper 8 bits of the PROM address bus to "select" a pattern stored in the PROM. The value of the 8-position DIP-switch is meant to be static while a test is being conducted. If the configuration of the DIP-switch is modified, the Start Button must be depressed again to load the new pattern and begin a new test.

A Pattern Word will then be read out of the PROM. A Pattern Word is defined as all the test bits that will be output to the DIMM's I/O pins during a given clock cycle. Each test pattern consists of 512 Pattern Words. Since the Pattern Word is 32-bits wide, and the PROM is only 8-bits wide, the Pattern Word will be read out of the PROM 8 bits at a time.

9/6/2003 16 of 30

For a mapping of the Pattern Word contents to the DDR II DIMM I/O pins, refer to **Section 9.1** 

When an entire 32-bit Pattern Word has been read out of the PROM and buffered in the EPLD, it will be written into the Data and Control FIFOs, and the next Pattern word will be read from the PROM. This process will continue until the 512 Pattern Words have been stored in the FIFOs.

After the entire test pattern has been written into the FIFOs, a state machine within the EPLD will then place the FIFOs in the test mode, where the FIFOs are continuously read. The 512-word test pattern is repeated continuously by use of the MARK and RETRANSMIT pins of the FIFOs. For information on the test patterns, refer to **Section 11**.

The test will be continuously run (driving the same pattern onto the DIMM pins continuously) until the START BUTTON is depressed again.

## 9.1 Mapping of FIFO Input to DIMM Input

The field defined as CFIFO\_DIN in the Pattern Word drives the input of the Control FIFO, and the fields defined as DFIFO\_DIN in the Pattern Word drive the input of the Data FIFO. The output pins of both FIFOs (called CFIFO\_DOUT and DFIFO\_DOUT) then drive the on-board SSTU32864 registers that then drive the DIMM. The mapping of these FIFO input bits to the DDR II DIMM I/O pins, including which of the two FIFOs and registers drive these signals, is shown in **Table 3**.

9/6/2003 17 of 30

FIFO	FIFO INPUT SIGNAL	Register	DDR II DIMM Pin
	CFIFO_DIN[6]		RESET#
	CFIFO_DIN[5]		S1#
	CFIFO_DIN[4]		CKE1
CONTROL	CFIFO_DIN[3] CONTROL		ODT1
	CFIFO_DIN[2]		S0#
	CFIFO_DIN[1]		CKE0
	CFIFO_DIN[0]		ODT0
	DFIFO_DIN[21]		A15
	DFIFO_DIN[20]		A14
	DFIFO_DIN[19]		A13
	DFIFO_DIN[18]		A12
	DFIFO_DIN[17]		A11
	DFIFO_DIN[16]		A10
	DFIFO_DIN[15]		A9
	DFIFO_DIN[14]		A8
	DFIFO_DIN[13]		A7
	DFIFO_DIN[12]		A6
DATA	DFIFO_DIN[11]	DATA	A5
DATA	DFIFO_DIN[10]	DATA	A4
	DFIFO_DIN[9]		A3
	DFIFO_DIN[8]		A2
	DFIFO_DIN[7]		A1
	DFIFO_DIN[6]		A0
	DFIFO_DIN[5]		BA2
	DFIFO_DIN[4]		BA1
	DFIFO_DIN[3]		BA0
	DFIFO_DIN[2]		WE#
	DFIFO_DIN[1]		RAS#
	DFIFO_DIN[0]		CAS#

Table 3: DDR II DIMM Pin Mapping

9/6/2003 18 of 30

#### 10 DDR II SDRAM Initialization Pattern

The purpose of the Initialization Pattern is to place the DDR II DIMM's SDRAMs into a known state before testing begins.

To initialize the SDRAMs, first the Initialization Pattern must be selected using the DIP-switches (see **Table 4**). Then, a Master Reset pulse must be generated as discussed in **Section 9**. When this is done, the initialization pattern will be driven onto the DIMM I/O pins.

The Initialization pattern consists of the following steps to place the DRAMs into the idle state:

- 1. Drive all DIMM inputs low while Master Reset is low. This will be about 2ms.
- 2. A NOP command will be applied to the DIMM and CKE[1:0] will be driven high.
- 3. Wait 400ns.
- 4. A PRECHARGE ALL command will be applied to the DIMM.
- 5. An EMRS (Extended Mode Register Set) command will be applied to enable the DLL.
- 6. An MRS (Mode Register Set) command will be applied to reset the DLL and program the operating parameters.
- 7. A PRECHARGE ALL command will be applied.
- 8. Two AUTO-REFRESH commands will be applied.
- 9. An MRS command will be applied to initialize device operation.
- 10. An EMRS OCD Default command will be applied followed by an EMRS OCD Calibration Exit command.

After this sequence occurs, the DRAMs will be in the idle state and ready for testing.

9/6/2003 19 of 30

#### 11 Pattern Definitions

As mentioned earlier, an 8-position DIP-switch selects the test pattern stored within the PROM by driving the upper 8-bits of the PROM address bus (through the EPLD). The outputs of the DIP-switch are called PATTERN [7:0] in the schematics.

Each test pattern is 512 Pattern Words long, and is stored in 2048 contiguous locations (bytes) in the PROM. Therefore, during the FIFO loading period, the lower 11 bits of the PROM are driven by the EPLD to address these 2048 locations.

The currently defined patterns are shown in **Table 4**.

9/6/2003 20 of 30

PATTERN [7:0]	Pattern Name	Description	Example
0x00	No Activity or Zero	Places all zeros on the address bus all the time. SDRAMs are inactive.	00000000 00000000 00000000
0x01	Initialization	Goes through an initialization sequence to place the DDR DRAMs in the idle state. This is done once.	N/A
0x02	Synchronization	All bits will pulse high every 8th clock cycle. This will assist in synchronization between the control and address registers.	11111111 00000000 00000000 00000000
0x03	Reset Recovery	Identical to the Walking One (SDRAM Read) pattern, except that the RESET* pin to the DIMM will be toggled every 8 clock cycles during the burst read.	00000001 00000010 00000100 00001000
0x04 – 0x3F	No Activity or Zero	Places all zeros on the address bus all the time. SDRAMs are inactive.	0000000 0000000 0000000 0000000
0x40	ISI Pattern (Register Only)	The Number of switching bits will increase with each clock cycle	10101010 11001100 11100011 11110000
0x41	Walking "1" (Register Only)	Walks a "1" through the address bus.	0000001 0000010 0000100 00001000
0x42	Walking "0" (Register Only)	Walks a "0" through the address bus.	11111110 11111101 11111011 11110111

9/6/2003 21 of 30

		Evony hit will	11111111
0x43	All Dita Tacalina	Every bit will	11111111
	All Bits Toggling	continuously toggle	0000000
	(Register Only)	simultaneously	11111111
	A 11 D': (T) 1'	between "1" and "0"	00000000
	All Bits Toggling,	All bits will toggle	011111111
0x44	A15 and S1#	simultaneously, but	10000000
0.2.1.1	Inverted (Register	one bit will be	01111111
	Only)	inverted from the rest.	10000000
	A15 and S1#	One bit will be	11111111
0x45	Switching,	toggling; the rest will	01111111
	Remainder Ones	be "1" always.	11111111
	(Register Only)	oe i aiwajs.	01111111
	A15 and S1#	One bit will be	00000000
0x46	Switching,	toggling; the rest will	10000000
VATU	Remainder Zeroes	be "0" always.	00000000
	(Register Only)		10000000
	VDD Bounce on	The bit under test will	11111111
0x47	A15 and S1#	remain at a logic 1	10000000
UX47	(Register Only)	level; all other bits	11111111
	(Register Only)	will toggle.	10000000
0x48	Ground Bounce on A15 and S1# (Register Only)	The bit under test will	01111111
		remain at a logic 0	00000000
		level; all other bits	01111111
		will toggle.	00000000
	VDD Bounce on A3 and S1#	The bit under test will	11111111
0x49		remain at a logic 1	10000000
UA43		level; all other bits	11111111
	(Register Only)	will toggle.	10000000
	Ground Pounce on	The bit under test will	01111111
044	Ground Bounce on A3 and S1#	remain at a logic 0	00000000
0x4A		level; all other bits	01111111
	(Register Only)	will toggle.	00000000
	UDD Derrier	The bit under test will	11111111
0x4B	VDD Bounce on	remain at a logic 1	10000000
	A4 and S1#	level; all other bits	11111111
	(Register Only)	will toggle.	10000000
	G 1F	The bit under test will	01111111
0.40	Ground Bounce on	remain at a logic 0	00000000
0x4C	A4 and S1#	level; all other bits	01111111
	(Register Only)	will toggle.	00000000
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0000000

9/6/2003 22 of 30

		T (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	01010101
0x4D	II ICD', T. I'	Every other bit will	01010101
	Half Bits Toggling	continuously toggle	0000000
-	(Register Only)	simultaneously	01010101
		between "1" and "0"	00000000
		Every other bit will	10101010
0x4E	Half Bits Toggling	continuously toggle	00000000
UA-IL	(Register Only)	simultaneously	10101010
		between "1" and "0"	00000000
		A4 is the victim with	
		"1" and "0", A7, A8,	01111111
	CrossTalk on	A12, A13 are	10000000
0x4F	A4	aggressors PRBS	01111111
	(Register Only)	(511 length). A0, A3,	10000000
		A14, A15 have	1000000
		PRBS# to limit SSO	
		A0 is the victim with	
		"1" and "0", A0, A13,	01111111
	CrossTalk on	A14, A15 are	10000000
0x50	A0	aggressors PRBS	01111111
	(Register Only)	(511 length). A4, A9,	10000000
		A12, A12 have	1000000
		PRBS# to limit SSO	
		A11 is the victim with	
		"1" and "0", A9, A10,	01111111
	CrossTalk on	A14, A15 are	10000000
0x51	A11	aggressors PRBS	01111111
	(Register Only)	(511 length). A0, A6,	10000000
		A8, A13 have PRBS#	1000000
		to limit SSO.	
		BA0 is the victim	
		with "1" and "0", A1,	01111111
	CrossTalk on	A2, ODT1, CAS are	10000000
0x52	BA0	aggressors PRBS	01111111
	(Register Only)	(511 length). A5, A6,	10000000
		BA1, BA2 have	1000000
		PRBS# to limit SSO.	
	CrossTallz	"1" and "O" nattorn	00000000
0x53		-	10000000
		r r	00000000
	(Register Only)	DAU	10000000
	All Bits Toggling,	All bits will toggle	01111111
051	except A8 and		00000000
UX54	A13 (Register	•	01111111
	Only)	except A8 and A13.	00000000
0x53 0x54	except A8 and A13 (Register	"1" and "0" pattern on A0, A4, A11 and BA0  All bits will toggle simultaneously, except A8 and A13.	10000000 00000000 10000000 01111111 000000

9/6/2003 23 of 30

		All bits will togals	1
0x55	All Bits Toggling, A15 and S1# inverted, (Register Only)	All bits will toggle simultaneously, but A15 and S1# will be inverted from the rest. A8 and A13 will remain "0".	0111111 10000000 0111111 10000000
0x56 – 0x7F	No Activity or Zero	Places all zeros on the address bus all the time. SDRAMs are inactive.	00000000 00000000 00000000
0x80	ISI Pattern (SDRAM Read)	The Number of switching bits will increase with each clock cycle	10101010 11001100 11100011 11110000
0x81	Walking "1" (SDRAM Read)	Walks a "1" through the address bus.	00000001 00000010 00000100 00001000
0x82	Walking "1" (SDRAM Write)	Walks a "1" through the address bus.	00000001 00000010 00000100 00001000
0x83	Walking "0" (SDRAM Read)	Walks a "0" through the address bus.	11111110 11111101 11111011 11110111
0x84	Walking "0" (SDRAM Write)	Walks a "0" through the address bus.	11111110 11111101 11111011 11110111
0x85	All Bits Toggling (SDRAM Read)	Every bit will continuously toggle simultaneously between "1" and "0"	1111111 00000000 1111111 00000000
0x86	All Bits Toggling (SDRAM Write)	Every bit will continuously toggle simultaneously between "1" and "0"	1111111 00000000 11111111 00000000
0x87	All Bits Toggling, A5 Inverted (SDRAM Read)	All bits will toggle simultaneously, but one bit will be inverted from the rest.	01111111 10000000 01111111 10000000
0x88	All Bits Toggling, A5 Inverted (SDRAM Write)	All bits will toggle simultaneously, but one bit will be inverted from the rest.	01111111 10000000 01111111 10000000

9/6/2003 24 of 30

0x89	A15 Switching, Remainder Ones (SDRAM Read)	One bit will be toggling; the rest will be "1" always.	11111111 01111111 11111111 01111111
0x8A	A15 Switching, Remainder Ones (SDRAM Write)	One bit will be toggling; the rest will be "1" always.	11111111 01111111 11111111 01111111
0x8B	A15 Switching, Remainder Zeroes (SDRAM Read)	One bit will be toggling; the rest will be "0" always.	0000000 1000000 0000000 1000000
0x8C	A15 Switching, Remainder Zeroes (SDRAM Write)	One bit will be toggling; the rest will be "0" always.	0000000 1000000 0000000 1000000
0x8D	VDD Bounce on A15 (SDRAM Read)	The bit under test will remain at a logic 1 level; all other bits will toggle.	1111111 10000000 11111111 10000000
0x8E	VDD Bounce on A15 (SDRAM Write)	The bit under test will remain at a logic 1 level; all other bits will toggle.	1111111 10000000 11111111 10000000
0x8F	Ground Bounce on A15 (SDRAM Read)	The bit under test will remain at a logic 0 level; all other bits will toggle.	01111111 00000000 01111111 00000000
0x90	Ground Bounce on A15 (SDRAM Write)	The bit under test will remain at a logic 0 level; all other bits will toggle.	01111111 00000000 01111111 00000000
0x91 – 0xBF	No Activity or Zero	Places all zeros on the address bus all the time. SDRAMs are inactive.	00000000 00000000 00000000
0xC0 – 0xFF	Undefined	N/A	N/A

9/6/2003 25 of 30

#### **Table 4: Test Pattern Definitions**

#### Notes:

- All patterns, except for Initialization, will be repeated until the Master Reset button is depressed to reload a new pattern and begin a new test.
- 2. In the "Example" column, an 8-bit bus is shown. On this board, the patterns will be extended across all 16 address and 3 bank address bits (A[15:0] and BA[2:0]).
- 3. ODT[1:0] will toggle during each test (CKE[1:0], S[1:0], RAS\*, CAS\*, and WE\* will be controlled to apply burst read and burst write patterns to the DRAMs.

9/6/2003 26 of 30

#### 12 Board Characteristics

This section contains information related to design of the Printed Circuit Board.

## **12.1 Trace Length Matching**

There are three groups of signals that were routed such that the trace lengths within the group match very closely. Note that matching the lengths of one group to another is not necessary, since the timing for each group will be skewed relative to the other groups using the register delay lines.

All traces not mentioned in this section are also impedance controlled to 60 ohms +/- 10%. However, except for differential clock pairs being matched within the pair, they are not length matched.

#### 12.1.1 DIMM Clocks

The three differential DIMM clock pairs are length matched and impedance controlled (both single-ended and differentially). The differential pair lengths are not more than 0.5mm different in length (within a pair). Of the six differential traces (3 pairs), they vary in length from 4.61 inches to 4.67 inches. The single-ended impedance is 60 ohms +/- 10%. The differential impedance is 120 ohms +/- 10%.

An additional differential clock reference pair is provided for probing. It is approximately 1.50 inches longer than the three clock pairs driving the DIMMs, and like the other three pairs is routed on an inner layer. However, this reference pair does not drive the DIMM – it drives an onboard 120-ohm differential terminator with a load capacitor on each terminal. The additional length (the reference clock pair is approximately 6.15 inches in length) emulates the line lengths of the DIMM connector plus the line length on the DIMM PCB, along with the loading on the DIMM.

#### 12.1.2 DIMM Address

The DIMM address lines are length matched and impedance controlled. The lengths vary between 2.30 inches and 2.23 inches. The impedance is 60 ohms +/- 10%.

#### 12.1.3 DIMM Control

The DIMM control lines are length matched and impedance controlled. The lengths vary between 2.19 and 2.15 inches. The impedance is 60 ohms +/- 10%.

9/6/2003 27 of 30

#### **12.2 Unbuffered DIMM Clock Reference Nets**

A DDR II SDRAM Registered DIMM will have one differential clock input pair, while an unbuffered DIMM has an additional two differential clock input pairs. The DDRI II Register Validation Board drives all three differential clock pairs.

#### **12.3 Cross Section**

The DDR II Register Validation Board has a 12-layer stackup.

9/6/2003 28 of 30

#### **13 Additional Information**

Additional details concerning the design that may be of useful to the owner of this board are included in this section.

## 13.1 Power Up Sequencing

The power up sequencing of the different planes on the board is guaranteed by design. The 900mV supply (VTT) is generated by a voltage regulator that inputs the 1.8V (VDD) supply and uses an internal resistor divider network to divide the input voltage by two to create the output voltage. The output voltage follows the input voltage when it is being powered up and down, so VTT can never be greater than VDD.

#### 13.2 DIMM Reset

The RESET\* pin on the SDRAM DIMM socket is driven by the Control Register (see **Table 3**). This signal is completely controlled by the test patterns. Currently, the only test pattern that will toggle RESET\* is the Initialization Pattern (see **Table 4**). Other patterns that incorporate RESET\* will be implemented in the future.

9/6/2003 29 of 30

# **14 Revision History**

Version	Data	Initials	Comments
0.01	11/15/02	CM	Document creation.
0.02	11/18/02	CM	Add Reset Recovery pattern, modify block
			diagram. Add Board Characteristics section
			( <b>Section 12</b> ). Added notes on maximum and
			minimum operating frequencies.
0.02a	01/07/03	CM	Remove PROM configuration details.
0.03	01/27/03	CM	Restore PROM configuration details. Add
			column in <b>Table 1</b> for PCB labeling. Remove
			the reference in <b>Table 4</b> to all bits being
			sequenced. Change "data" to "address" in
			Table 4.
0.04	2/13/03	CM	Latest release.
0.05	3/27/03	CM	Update <b>Table 4</b> to add test patterns 0x49
			through 0x4C
0.06	4/30/03	JS	Update <b>Table 4</b> to add test patterns 0x4D
			through 0x4E
0.07	9/6/03	JS	Update <b>Table 4</b> to add test patterns 0x4F
			through 0x55

9/6/2003 30 of 30