Memory FAQs
 
Home
News
Products
Shop
Memory
Corporate
Contact
 

News
Industry News
Publications
CST News
Help/Support
Member Area
Tester Brochure
Demo Library
Software
Tester FAQs

biology medicine news product technology definition

Wednesday, October 31, 2018
Memory Industry News
Email ArticlePrinter Format PreviousNext

Cadence offers 112G SerDes design


Monday, October 29, 2018

Cadence Design Systems has unveiled the industry’s first silicon-proven, long-reach 112G SerDes IP in 7nm.

According to Cadence the IP delivers the power, performance and area (PPA) efficiency required to build high-port density networking products for next-generation cloud-scale and telco datacentres.

Cadence has been working closely with early adopter customers, who have expressed strong interest in this technology and is now ready to engage broadly with customers to enable their next-generation high-performance computing (HPC) ASICs, machine learning accelerators, and switch fabric SoCs.

Escalating mobile data consumption and emerging 5G communications requirements are among a growing number of technical trends that are demanding ever-increasing bandwidth, straining the existing cloud datacentre server, storage and networking infrastructure.

Early adopters are now installing 400G Ethernet ports, with 400G Ethernet expected to go mainstream in 2020 as early adopters begin 800G Ethernet deployment. 112G SerDes technology doubles the data rate of 56G SerDes, meeting the need for high-speed connectivity being driven by emerging data-intensive applications such as machine learning and neural networks.

Based on technology gained from Cadence’s 2017 acquisition of nusemi, the long-reach 112G SerDes supports backplane, copper and optical connections. Among its benefits are:

• Unique firmware-controlled adaptive power design provides optimal power and performance trade=offs and more efficient system designs based on platform requirements

• DSP-based architecture provides superior data recovery for lossy and noisy channels

• Extended reach capability enables customers to use lower cost PCBs and achieve greater flexibility in PCB and system design

• Multi-rate support, including 112/56Gbps PAM-4 (four-level pulse amplitude modulation) and 56/28/10Gbps NRZ (non-return-to-zero) data rate, provides backward compatibility with legacy equipment operating at lower speeds

• Fully autonomous start-up and adaptation, as well as an integrated BIST (built-in self-test) capable of producing and checking PRBS (pseudo random binary sequence), are supported to enhance IP ease of use,

“The 112G SerDes is a new and critical enabling technology that allows the industry to build out the next-generation 100G, 400G and 800G Ethernet cloud infrastructure more rapidly and cost effectively,” said Lip-Bu Tan, chief executive officer of Cadence. “Our silicon-proven 112G long-reach multi-rate SerDes IP places Cadence at the forefront of high-performance computing system design enablement. By enabling 100Gb/sec per lane, Cadence’s solution reduces the lane count, heat dissipation and cost required to build the next generation of hyperscale infrastructure.”

By: DocMemory
Copyright © 2018 CST, Inc. All Rights Reserved

Email ArticlePrinter Format PreviousNext
Latest Industry News
Apple launched redesigned iPad Pro10/31/2018
Winbond concerns about state of global economy to affect memory market10/31/2018
Cypress partners with SK Hynix on SLC NAND10/31/2018
Trump administration halted technology export to China's Fujian Jinhua10/31/2018
Walmart to enhance checkout with apps and electronics10/30/2018
TI to build new 300mm fab in Texas10/30/2018
Micron opens new back-end plant in TaiChung10/30/2018
Semiconductor equipment Book=to-bill down10/30/2018
Cadence offers 112G SerDes design10/29/2018
Globalfoundries mOfifies JV terms with Chengdu Semiconductor on changing market10/29/2018

CST Inc. Memory Tester DDR Tester
Copyright © 1994 - 2018 CST, Inc. All Rights Reserved