Synopsys Inc. has released the silicon-proven DesignWare AEON few time programmable (FTP) trim non-volatile memory (NVM) IP for TowerJazz 180nm SL process technology. According to the company, the NVM IP combines high voltage generation and control circuitry using a standard CMOS technology without the need for additional masks or processing steps.

The IP operates from a single core supply, eliminating the complication of providing a separate voltage for NVM programming. The DesignWare AEON FTP Trim NVM IP provides the smallest area for precision analogue IC trimming and sensor calibration applications, in a similar footprint as one-time programmable (OTP) solutions with the advantage of reprogrammability, detailed Synopsys.

The reprogrammability advantage of the NVM IP enables designers to make in-field calibration updates, which allow end customers to make customisations and changes. The NVM IP includes necessary support and control circuitry including all high voltage generation and distribution required for programming to reduce system design complexity and IC area. It also supports up to 1Kb instances, up to 10,000 write cycles, and more than 10 years of data retention at a temperature range (-40¡ãC to 125¡ãC) for industrial applications.

The DesignWare AEON Trim NVM IP for TowerJazz 180nm process is available. DesignWare NVM IP is also available for multiple other foundries in 250-40nm process technologies.

By: DocMemory
Copyright © 2023 CST, Inc. All Rights Reserved