imec has presented a scalable neural readout microchip featuring one of the world’s smallest recording channels for the simultaneous acquisition of local field potentials and action potentials in neurophysiology experiments at the recent 2022 IEEE VLSI Symposium on Technology and Circuits. The chip is based on a novel AC-coupled first order delta-delta-sigma (?-?S) architecture that enables the conversion to the digital domain very close to the weak analog signal source. This ultra-small direct-digitization channel holds the promise for even higher density neural recording tools than those existing today.

iLow power and small area become crucial IC design challenges for the development of high-channel-count neural interfaces. Recently, several innovative readouts architectures have been investigated to meet these demands, while still trying to maintain good performance in other metrics such as noise, electrode DC offset cancellation and input range. However, a trade-off between all these metrics is not easy to achieve. Direct-digitization front-ends that convert the signals from the analog to the digital domain close to the signal source, have shown great potential to dramatically reduce the area, but they can still consume high power or exhibit limited bandwidth and/or electrode DC offset cancellation.

iimec now presents a digitally-intensive neural recording IC that achieves noise, power and area performances comparable to or better than the current state-of-the-art Neuropixels designs, while at the same time increasing the dynamic range and electrode DC offset tolerance via an AC-coupled ?-?S modulator.

i“Our design succeeded in combining AC coupling and direct digitization to achieve rail-to-rail DC offset cancellation and a higher input range (43mVpp) than other AC-coupled designs. This is essential to prevent saturation of the recording channels and tolerate possible movement/stimulation artifacts. The AC-coupled input stage further reduces the power consumption (total per channel of 8.34µW) since only AC signals are digitized,” explained Carolina Mora Lopez, team leader of the Circuits for Neural Interfaces Team at imec.

iThis specific ?-?S architecture enables the implementation of a large part of the functionality—e.g. the anti-aliasing filter—in the digital domain. Therefore, it is possible to significantly shrink the total channel area (0.005mm2) and improve the signal quality by leveraging the advantages of a highly-scaled technology node (22nm FD-SOI).

i“This scalable digitally-intensive design ensures a small footprint and low-power IC with good performance for the concurrent acquisition of neural signals. It’s opening the way towards even smaller probes with higher electrode densities that would drive neuroscientific research forward,” Lopez concluded.

By: DocMemory
Copyright © 2023 CST, Inc. All Rights Reserved