Home
News
Products
Corporate
Contact
 
Wednesday, October 5, 2022

News
Industry News
Publications
CST News
Help/Support
Software
Tester FAQs
Industry News

Lisa Su heads for Taiwan to negotiate with TSMC


Friday, September 23, 2022

Lisa Su, AMD's chief executive, and other company C-level execs plan to visit Taiwan in late September – early November to discuss collaboration with local partners. Among the companies, AMD's management intends to meet are Taiwan Semiconductor Manufacturing Co., chip packaging specialists, and big PC makers.

Lisa Su plans to discuss future collaboration with TSMC's chief executive CC Wei during her visit. Among the topics is the usage of TSMC's 'N3 Plus' fabrication node (probably N3P) and N2 (2nm-class) manufacturing technology, reports DigiTimes(opens in new tab) citing sources with knowledge of the matter. In addition, the two companies' chief executives will discuss plans for upcoming orders, which include technologies that are either available or set to become available in the short-term future.

AMD's impressive success in recent years is enabled mainly by TSMC's ability to produce chips in high volume using its highly competitive process technologies. To continue its spree of screaming success, AMD must ensure sufficient allocation at TSMC and early access to the foundry's latest process design kits (PDK). TSMC will start volume production of chips on its N2 node sometime in the second half of 2025, so it is about time for AMD to start talking about the usage of N2 for its 2026 products and beyond.

In addition to advanced TSMC's semiconductor manufacturing technologies, AMD's future success will depend on advanced chip packaging technologies as the company (like other designers of chips) will extensively use multi-chiplet chip packaging technologies.

So, AMD's Lisa Su will also discuss collaboration with TSMC, Ase Technology, and SPIL on the advanced packaging front. At present, AMD already uses TSMC's 3D SoIC (system on integrated chips) platform, such as CoWoS (chip on wafer on the substrate) packaging technology, as well as Ase's fan-out embedded bridge (FO-EB) packaging method for some of its products, according to DigiTimes(opens in new tab). However, in the future, usage of innovative packaging will only increase, which is why AMD needs to negotiate allocation and prices well in advance.

In addition to longer-term plans, AMD's C-level executives will discuss more down-to-earth things like supplies of sophisticated printed circuit boards (PCBs) used for its CPUs (which is one of the factors that restrains AMD server CPU shipments) as well as provisions of Ajinomoto build-up films (ABF) for these PCBs with partners like Unimicron Technology, Nan Ya PCB and Kinsus Interconnect Technology.

Finally, AMD's executives will meet with Asus and Acer, two large PC makers from Taiwan with close ties with the American chip designers, and ASMedia, which develops chipsets for the red company.

By: DocMemory
Copyright © 2019 CST, Inc. All Rights Reserved

CST Inc. Memory Tester DDR Tester
Copyright © 1994 - 2019 CST, Inc. All Rights Reserved