In a milestone development for high-density electronic packaging, OKI Circuit Technology has introduced a 124-layer printed circuit board (PCB), the highest known commercial stack height for semiconductor testing applications to date. This advancement pushes beyond the long-standing 108-layer ceiling and could signal a new era in substrate design for artificial intelligence, defense, aerospace, and advanced communications technologies.

A New Peak in PCB Layering?

The jump from 108 to 124 layers may appear marginal on paper, but within the precision-driven world of PCB fabrication, it marks a fundamental shift in what’s possible. The 15% increase in signal layer count was achieved without increasing the standard 7.6-mm board thickness, a limit imposed by existing form factor constraints in wafer-level test equipment.

This was no small feat. Traditional PCB designs reach mechanical and thermal limits well before 100 layers due to resin flow, via collapse, and interlayer registration challenges. Until now, exceeding 108 layers reliably often meant accepting thicker boards or degraded reliability—compromises OKI has effectively sidestepped.

The solution enables unprecedented signal density and vertical interconnection, particularly valuable for wafer probing of next-generation high-bandwidth memory (HBM) used in AI accelerators. Each layer added allows designers to route more signals in tight proximity, integrate additional ground planes, and better manage high-speed differential pairs required for protocols like PCIe Gen6 and CXL 3.0.

The Tall Implications of the 124-Layer PCB

Pushing PCB layer counts higher has long been limited by alignment precision, via reliability, and thermal integrity. OKI’s breakthrough stems from a suite of refinements rather than a singular discovery. Key to the design is the use of ultra-thin dielectric materials of just 25 µm per layer, with low-loss characteristics suited to frequencies exceeding 112 GHz. These materials, likely high-performance laminates such as Megtron 7, enable tight impedance control (±5%) while supporting thermal conduction critical for high-wattage AI chips

This 124-layer configuration could open new doors in AI semiconductor testing, where wafer-level inspection of stacked HBM modules demands precise, high-speed signal integrity. Each additional layer adds routing capacity and shielding potential. In AI servers, OKI’s high-layer boards support integrated ground planes and microvia arrays that minimize crosstalk and signal loss while improving thermal dissipation. Such capabilities would make the technology a compelling fit for aerospace and defense applications as well. With symmetrical stackups and MIL-STD-883G reliability under 1,000+ thermal cycles, these PCBs are theoretically engineered to withstand environmental extremes while preserving electrical integrity.

Limitations in Scaling and Cost

Towering complexity naturally brings towering costs. Each square meter of OKI’s 124-layer PCB commands a bill of materials upward of $4,800, with production times stretching up to 16 weeks and yield rates hovering around 65%. This is well below the 85% typical of 108-layer builds.

The mechanical stresses induced by thermal cycling, particularly at copper-to-FR-4 boundaries, exceed 80 MPa, sometimes resulting in pad cratering or signal degradation in fine-pitch BGA packages. Troubleshooting such faults in mid-stack layers often requires destructive cross-sectioning, turning diagnostics into a gamble.

As with most cutting-edge technologies, immediate applications are confined to niche, high-performance domains, but the underlying innovations could trickle down over time. Advances in additive manufacturing and AI-driven EDA tools may eventually allow similar performance with fewer layers or at lower cost.

While OKI’s 124-layer PCB doesn’t eclipse the world record of 129 layers set by Denso in 2012, it distinguishes itself in practical utility rather than sheer extremity. By maintaining conventional board thickness and ensuring manufacturability, OKI’s work may well help to bridge the gap between theoretical limits and scalable production.

By: DocMemory
Copyright © 2023 CST, Inc. All Rights Reserved