Friday, September 29, 2006
In a speech at the Intel Developer Forum, Intel senior fellow and chief technology officer Justin Rattner said that during the next decade online software services, hosted by mega data centers with more than a million servers, will allow people to access personal data, media and applications from any high-performance device to play photo-realistic games, share real-time video and do multimedia data mining. This new usage model will challenge the industry to deliver the one trillion floating-point operations-per-second (teraFLOP) of performance and terabytes of bandwidth.
Rattner outlined the importance of three major silicon breakthroughs. He started by revealing the first details of the company's tera-scale research prototype silicon, claimed to be the world's first programmable TeraFLOP processor. Containing 80 simple cores and operating at 3.1GHz, the goal of this experimental chip is to test interconnect strategies for rapidly moving terabytes of data from core to core and between cores and memory.
Unlike existing chip designs where hundreds of millions of transistors are uniquely arranged, this chip's design consists of 80 tiles laid out in an 8 x 10 block array. Each tile includes a small core, or compute element, with a simple instruction set for processing floating-point data, but is not Intel architecture compatible. The tile also includes a router connecting the core to an on-chip network that links all the cores to each other and gives them access to memory.
The second major innovation is a 20MB SRAM memory chip that is stacked on and bonded to the processor die. Stacking the die makes possible thousands of interconnects and provides more than a terabyte-per-second of bandwidth between memory and the cores.
Rattner demonstrated a third major innovation, the recently announced hybrid silicon laser chip developed in collaboration with researchers at University of California, Santa Barbara. With this breakthrough, dozens or maybe hundreds of hybrid silicon lasers could be integrated with other silicon photonic components onto a single silicon chip. This could lead to a terabit-per-second optical link capable of speeding terabytes of data between chips inside computers, between PCs, and between servers inside data centers.
By: DocMemory
Copyright © 2023 CST, Inc. All Rights Reserved
|
