Home
News
Products
Corporate
Contact
 
Tuesday, December 23, 2025

News
Industry News
Publications
CST News
Help/Support
Software
Tester FAQs
Industry News

TI offers DDR3 register chips for memory modules


Friday, January 5, 2007 Introduced as the industry's first fully-integrated register and phase-locked loop (PLL) for DDR3 registered dual in-line memory modules (RDIMMs) the SN74SSTE32882 has been announced by Texas Instruments.

The single-chip device supports high data rates of 800 mega transfers per second (MT/s) to 1,066 MT/s. The device also reduces power consumption and board space to simplify the design of next-generation DDR3 memory modules for servers and workstations.

Manufactured in TI's 130-nm process technology, the SN74SSTE32882 also integrates a high-performance, low-skew buffer with the register and low-jitter PLL. Integration of the PLL eliminates the need to tune the memory module, greatly simplifying design and board layout to accelerate server and RDIMM manufacturers' market entry. The features also improve performance and reliability.

The 28-bit 1:2 configurable registered buffer is designed for 1.5-V VDD operation for high speed and low power consumption. One device per DIMM is required to drive up to 36 SDRAM loads. The edge-controlled circuit outputs meet SSTL_15 specifications and are optimized for terminated DIMM loads. To provide maximum flexibility and support industry-standard DIMM configurations, the clock and control outputs can be programmed with differing drive strengths.

The SN74SSTE32882 fully supports parity features as defined by Joint Electron Device Engineering Council (JEDEC). This parity function improves reliability of server systems. The SN74SSTE32882 also supports spread spectrum clocking (SSC) to reduce EMI, says the company.

"The SN74SSTE32882 is the first device on the market enabling the future of cost- and power-efficient registered DIMMs for next generation servers and high-end PCs," said Kent Novak, general manager of TI's high-speed communications group. "This device is a result of TI's analog technology leadership and cooperation with industry-leading chipset vendors, server OEMs and DIMM manufacturers."

The SN74SSTE32882 is packaged in a 176-pin BGA with 0.65 mm ball pitch in an 11 x 20 grit. It is sampling today and will be in full production in 3Q2007, says the company.

By: DocMemory
Copyright © 2023 CST, Inc. All Rights Reserved

CST Inc. Memory Tester DDR Tester
Copyright © 1994 - 2023 CST, Inc. All Rights Reserved